A few of the indirect register writes to the A_ST_* indirect registers weren't being protected by any kind of sequence lock. This could lead to potential race conditions of two spans were configured simultaneously. Signed-off-by: Russ Meyerriecks <rmeyerriecks@digium.com>